View in EDS PDF Full Text

EFFICIENT SHARED-MULTIPLIER MIXED-RADIX FFT ARCHITECTURE WITH DYNAMIC RESOURCE SCHEDULING FOR ULTRA-HIGH-SPEED OFDM SYSTEMS.

Saved in:
Bibliographic Details
Title: EFFICIENT SHARED-MULTIPLIER MIXED-RADIX FFT ARCHITECTURE WITH DYNAMIC RESOURCE SCHEDULING FOR ULTRA-HIGH-SPEED OFDM SYSTEMS.
Authors: VEJENDLA, NANCHARAIAH1, REDDY, R. RAMANA2, BALAJI, N.3
Source: i-Manager's Journal on Electrical Engineering. Mar2026, Vol. 19 Issue 3, p1-15. 15p.
Subjects: Fast Fourier transforms, Orthogonal frequency division multiplexing, Field programmable gate arrays, Resource allocation, Digital signal processing
Abstract: This paper presents an enhanced shared-multiplier scheduling scheme (e-SMSS) for ultra-high-speed Fast Fourier Transform (FFT) and Inverse FFT (IFFT) processors targeting next-generation optical and millimeter-wave OFDM standards. Building upon the mixed-radix multipath delay commutator (MRMDC) framework, the proposed architecture introduces dynamic twiddle-factor sharing and pipelined multiplier reuse across stages, reducing the complex multiplier count by 36% compared to prior works while supporting 128/256/512/1024-point transforms. The design employs eight parallel data paths with reconfigurable butterfly units and a multicycle scheduling controller that orchestrates multiplier access without throughput loss. The proposed design was synthesized using Xilinx Vivado on Veterx-7 FPGA, the processor achieves a 40 GS/s throughput at 500 MHz. Synthesizable Verilog models for the core butterfly, shared multiplier array, and scheduling controller were provided and validated. [ABSTRACT FROM AUTHOR]
Copyright of i-Manager's Journal on Electrical Engineering is the property of i-manager Publications and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 195107629
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: EFFICIENT SHARED-MULTIPLIER MIXED-RADIX FFT ARCHITECTURE WITH DYNAMIC RESOURCE SCHEDULING FOR ULTRA-HIGH-SPEED OFDM SYSTEMS.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22VEJENDLA%2C+NANCHARAIAH%22">VEJENDLA, NANCHARAIAH</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22REDDY%2C+R%2E+RAMANA%22">REDDY, R. RAMANA</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AR" term="%22BALAJI%2C+N%2E%22">BALAJI, N.</searchLink><relatesTo>3</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22i-Manager's+Journal+on+Electrical+Engineering%22">i-Manager's Journal on Electrical Engineering</searchLink>. Mar2026, Vol. 19 Issue 3, p1-15. 15p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Fast+Fourier+transforms%22">Fast Fourier transforms</searchLink><br /><searchLink fieldCode="DE" term="%22Orthogonal+frequency+division+multiplexing%22">Orthogonal frequency division multiplexing</searchLink><br /><searchLink fieldCode="DE" term="%22Field+programmable+gate+arrays%22">Field programmable gate arrays</searchLink><br /><searchLink fieldCode="DE" term="%22Resource+allocation%22">Resource allocation</searchLink><br /><searchLink fieldCode="DE" term="%22Digital+signal+processing%22">Digital signal processing</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: This paper presents an enhanced shared-multiplier scheduling scheme (e-SMSS) for ultra-high-speed Fast Fourier Transform (FFT) and Inverse FFT (IFFT) processors targeting next-generation optical and millimeter-wave OFDM standards. Building upon the mixed-radix multipath delay commutator (MRMDC) framework, the proposed architecture introduces dynamic twiddle-factor sharing and pipelined multiplier reuse across stages, reducing the complex multiplier count by 36% compared to prior works while supporting 128/256/512/1024-point transforms. The design employs eight parallel data paths with reconfigurable butterfly units and a multicycle scheduling controller that orchestrates multiplier access without throughput loss. The proposed design was synthesized using Xilinx Vivado on Veterx-7 FPGA, the processor achieves a 40 GS/s throughput at 500 MHz. Synthesizable Verilog models for the core butterfly, shared multiplier array, and scheduling controller were provided and validated. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of i-Manager's Journal on Electrical Engineering is the property of i-manager Publications and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=195107629
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.26634/jee.19.3.1119
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 15
        StartPage: 1
    Subjects:
      – SubjectFull: Fast Fourier transforms
        Type: general
      – SubjectFull: Orthogonal frequency division multiplexing
        Type: general
      – SubjectFull: Field programmable gate arrays
        Type: general
      – SubjectFull: Resource allocation
        Type: general
      – SubjectFull: Digital signal processing
        Type: general
    Titles:
      – TitleFull: EFFICIENT SHARED-MULTIPLIER MIXED-RADIX FFT ARCHITECTURE WITH DYNAMIC RESOURCE SCHEDULING FOR ULTRA-HIGH-SPEED OFDM SYSTEMS.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: VEJENDLA, NANCHARAIAH
      – PersonEntity:
          Name:
            NameFull: REDDY, R. RAMANA
      – PersonEntity:
          Name:
            NameFull: BALAJI, N.
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 03
              Text: Mar2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 09738835
          Numbering:
            – Type: volume
              Value: 19
            – Type: issue
              Value: 3
          Titles:
            – TitleFull: i-Manager's Journal on Electrical Engineering
              Type: main
ResultId 1