View in EDS

HARLD: A RISC-V Based Tightly Coupled Heterogeneous Computing Architecture for Low-Density Parity Check Decoding.

Saved in:
Bibliographic Details
Title: HARLD: A RISC-V Based Tightly Coupled Heterogeneous Computing Architecture for Low-Density Parity Check Decoding.
Authors: Wang, Bing1 (AUTHOR) wangbing@chinamobile.com, Ma, Zi-Rui2,3 (AUTHOR) mazirui24s@ict.ac.cn, Wu, Hai-Bin2 (AUTHOR) wuhaibin@ict.ac.cn, Zhang, Fu-Lin2,3 (AUTHOR) zhangfulin24s@ict.ac.cn, Wang, Yue2,3 (AUTHOR) wangyue24s@ict.ac.cn, Fan, Zhi-Hua2,3 (AUTHOR) fanzhihua@ict.ac.cn, Li, Wen-Ming2,3 (AUTHOR) liwenming@ict.ac.cn, Ye, Xiao-Chun2,3 (AUTHOR) yexiaochun@ict.ac.cn, Fan, Dong-Rui2,3 (AUTHOR) fandr@ict.ac.cn
Source: Journal of Computer Science & Technology (10009000). Mar2026, Vol. 41 Issue 2, p774-790. 17p.
Subjects: Low density parity check codes, Heterogeneous computing, Channel coding, Energy consumption, 5G networks, Reduced instruction set computers, Computer architecture
Abstract: Low-density parity check (LDPC) decoding is an efficient error correction method in communication systems, especially in 5G networks, which require high performance and low latency; while common generalpurpose architectures cannot meet the requirements. There has been some research on accelerating LDPC decoding, but the current methods still suffer from limitations in performance, flexibility, and communication cost. In this paper, we propose HARLD (Heterogeneous Architecture of RISC-V for LDPC Decoding), a tightly coupled heterogeneous computing architecture based on extended RISC-V for LDPC decoding, consisting of a CPU and a processing array. Compared with a loosely coupled System-on-Chip (SoC)-bus baseline, the tightly coupled design improves throughput by up to 32.4% and reduces average latency by up to 24.7% across evaluated configurations, while also enhancing resource and energy efficiency: processing element utilization up to 93.5%, instruction RAM utilization increased by up to 4.8x, and energy efficiency improved by up to 24.8%. At the system level, area and power are reduced by 17.6% and 10.2%, respectively, versus the loosely coupled design. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Computer Science & Technology (10009000) is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 195185766
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: HARLD: A RISC-V Based Tightly Coupled Heterogeneous Computing Architecture for Low-Density Parity Check Decoding.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Wang%2C+Bing%22">Wang, Bing</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> wangbing@chinamobile.com</i><br /><searchLink fieldCode="AR" term="%22Ma%2C+Zi-Rui%22">Ma, Zi-Rui</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> mazirui24s@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Wu%2C+Hai-Bin%22">Wu, Hai-Bin</searchLink><relatesTo>2</relatesTo> (AUTHOR)<i> wuhaibin@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Zhang%2C+Fu-Lin%22">Zhang, Fu-Lin</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> zhangfulin24s@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Wang%2C+Yue%22">Wang, Yue</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> wangyue24s@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Fan%2C+Zhi-Hua%22">Fan, Zhi-Hua</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> fanzhihua@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Li%2C+Wen-Ming%22">Li, Wen-Ming</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> liwenming@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Ye%2C+Xiao-Chun%22">Ye, Xiao-Chun</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> yexiaochun@ict.ac.cn</i><br /><searchLink fieldCode="AR" term="%22Fan%2C+Dong-Rui%22">Fan, Dong-Rui</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<i> fandr@ict.ac.cn</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Journal+of+Computer+Science+%26+Technology+%2810009000%29%22">Journal of Computer Science & Technology (10009000)</searchLink>. Mar2026, Vol. 41 Issue 2, p774-790. 17p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Low+density+parity+check+codes%22">Low density parity check codes</searchLink><br /><searchLink fieldCode="DE" term="%22Heterogeneous+computing%22">Heterogeneous computing</searchLink><br /><searchLink fieldCode="DE" term="%22Channel+coding%22">Channel coding</searchLink><br /><searchLink fieldCode="DE" term="%22Energy+consumption%22">Energy consumption</searchLink><br /><searchLink fieldCode="DE" term="%225G+networks%22">5G networks</searchLink><br /><searchLink fieldCode="DE" term="%22Reduced+instruction+set+computers%22">Reduced instruction set computers</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+architecture%22">Computer architecture</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Low-density parity check (LDPC) decoding is an efficient error correction method in communication systems, especially in 5G networks, which require high performance and low latency; while common generalpurpose architectures cannot meet the requirements. There has been some research on accelerating LDPC decoding, but the current methods still suffer from limitations in performance, flexibility, and communication cost. In this paper, we propose HARLD (Heterogeneous Architecture of RISC-V for LDPC Decoding), a tightly coupled heterogeneous computing architecture based on extended RISC-V for LDPC decoding, consisting of a CPU and a processing array. Compared with a loosely coupled System-on-Chip (SoC)-bus baseline, the tightly coupled design improves throughput by up to 32.4% and reduces average latency by up to 24.7% across evaluated configurations, while also enhancing resource and energy efficiency: processing element utilization up to 93.5%, instruction RAM utilization increased by up to 4.8x, and energy efficiency improved by up to 24.8%. At the system level, area and power are reduced by 17.6% and 10.2%, respectively, versus the loosely coupled design. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Journal of Computer Science & Technology (10009000) is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=195185766
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s11390-025-5052-5
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 17
        StartPage: 774
    Subjects:
      – SubjectFull: Low density parity check codes
        Type: general
      – SubjectFull: Heterogeneous computing
        Type: general
      – SubjectFull: Channel coding
        Type: general
      – SubjectFull: Energy consumption
        Type: general
      – SubjectFull: 5G networks
        Type: general
      – SubjectFull: Reduced instruction set computers
        Type: general
      – SubjectFull: Computer architecture
        Type: general
    Titles:
      – TitleFull: HARLD: A RISC-V Based Tightly Coupled Heterogeneous Computing Architecture for Low-Density Parity Check Decoding.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Wang, Bing
      – PersonEntity:
          Name:
            NameFull: Ma, Zi-Rui
      – PersonEntity:
          Name:
            NameFull: Wu, Hai-Bin
      – PersonEntity:
          Name:
            NameFull: Zhang, Fu-Lin
      – PersonEntity:
          Name:
            NameFull: Wang, Yue
      – PersonEntity:
          Name:
            NameFull: Fan, Zhi-Hua
      – PersonEntity:
          Name:
            NameFull: Li, Wen-Ming
      – PersonEntity:
          Name:
            NameFull: Ye, Xiao-Chun
      – PersonEntity:
          Name:
            NameFull: Fan, Dong-Rui
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 03
              Text: Mar2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 10009000
          Numbering:
            – Type: volume
              Value: 41
            – Type: issue
              Value: 2
          Titles:
            – TitleFull: Journal of Computer Science & Technology (10009000)
              Type: main
ResultId 1