View in EDS

Design of High-Performance Low-Power Adder Circuits, 2 to 4 Decoder and 2 × 1 Mux Using RLG for VLSI Applications.

Saved in:
Bibliographic Details
Title: Design of High-Performance Low-Power Adder Circuits, 2 to 4 Decoder and 2 × 1 Mux Using RLG for VLSI Applications.
Authors: Syed, Zahiruddin1 (AUTHOR) zaheer.usk@gmail.com, Subbarayudu, P.2 (AUTHOR), Krishna, P. V. S. Murali3 (AUTHOR), Bhasha, A. Valli1 (AUTHOR), Reddy, P. Dileep Kumar1 (AUTHOR)
Source: Russian Microelectronics. Apr2026, Vol. 55 Issue 2, p369-375. 7p.
Subjects: Reversible computing, Energy consumption, Application-specific integrated circuits, Computer logic
Abstract: This manuscript presents the implementation and analysis of arithmetic and logic circuits, specifically adder circuits, 2 to 4 decoder, and 2 × 1 multiplexer using reversible logic gates (RLGs). RLGs have garnered significant interest in VLSI design due to their inherent capabilities, like minimal power consumption and reduced thermal output, making them best suited for energy-conserving computational systems. Experimental evaluations reveal that the proposed half adder design consumes merely 16.40 μW with a propagation delay of 5.04 ps, while the full adder implementation requires 22.67 μW and exhibits a delay of 10.48 ps. Additionally, the 2 to 4 decoder achieved 1 μW power consumption with a 1000 ps delay, and the 2 × 1 multiplexer registered 5.05 μW power usage with a 435.7 ps delay. These metrics demonstrate substantial improvements in both operational speed and energy efficiency when compared to conventional gate based implementations. [ABSTRACT FROM AUTHOR]
Copyright of Russian Microelectronics is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 196886815
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Design of High-Performance Low-Power Adder Circuits, 2 to 4 Decoder and 2 × 1 Mux Using RLG for VLSI Applications.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Syed%2C+Zahiruddin%22">Syed, Zahiruddin</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> zaheer.usk@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Subbarayudu%2C+P%2E%22">Subbarayudu, P.</searchLink><relatesTo>2</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Krishna%2C+P%2E+V%2E+S%2E+Murali%22">Krishna, P. V. S. Murali</searchLink><relatesTo>3</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Bhasha%2C+A%2E+Valli%22">Bhasha, A. Valli</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Reddy%2C+P%2E+Dileep+Kumar%22">Reddy, P. Dileep Kumar</searchLink><relatesTo>1</relatesTo> (AUTHOR)
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Russian+Microelectronics%22">Russian Microelectronics</searchLink>. Apr2026, Vol. 55 Issue 2, p369-375. 7p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Reversible+computing%22">Reversible computing</searchLink><br /><searchLink fieldCode="DE" term="%22Energy+consumption%22">Energy consumption</searchLink><br /><searchLink fieldCode="DE" term="%22Application-specific+integrated+circuits%22">Application-specific integrated circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+logic%22">Computer logic</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: This manuscript presents the implementation and analysis of arithmetic and logic circuits, specifically adder circuits, 2 to 4 decoder, and 2 × 1 multiplexer using reversible logic gates (RLGs). RLGs have garnered significant interest in VLSI design due to their inherent capabilities, like minimal power consumption and reduced thermal output, making them best suited for energy-conserving computational systems. Experimental evaluations reveal that the proposed half adder design consumes merely 16.40 μW with a propagation delay of 5.04 ps, while the full adder implementation requires 22.67 μW and exhibits a delay of 10.48 ps. Additionally, the 2 to 4 decoder achieved 1 μW power consumption with a 1000 ps delay, and the 2 × 1 multiplexer registered 5.05 μW power usage with a 435.7 ps delay. These metrics demonstrate substantial improvements in both operational speed and energy efficiency when compared to conventional gate based implementations. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Russian Microelectronics is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=196886815
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1134/S1063739726600056
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 7
        StartPage: 369
    Subjects:
      – SubjectFull: Reversible computing
        Type: general
      – SubjectFull: Energy consumption
        Type: general
      – SubjectFull: Application-specific integrated circuits
        Type: general
      – SubjectFull: Computer logic
        Type: general
    Titles:
      – TitleFull: Design of High-Performance Low-Power Adder Circuits, 2 to 4 Decoder and 2 × 1 Mux Using RLG for VLSI Applications.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Syed, Zahiruddin
      – PersonEntity:
          Name:
            NameFull: Subbarayudu, P.
      – PersonEntity:
          Name:
            NameFull: Krishna, P. V. S. Murali
      – PersonEntity:
          Name:
            NameFull: Bhasha, A. Valli
      – PersonEntity:
          Name:
            NameFull: Reddy, P. Dileep Kumar
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 04
              Text: Apr2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 10637397
          Numbering:
            – Type: volume
              Value: 55
            – Type: issue
              Value: 2
          Titles:
            – TitleFull: Russian Microelectronics
              Type: main
ResultId 1