Text this: Design of High-Performance Low-Power Adder Circuits, 2 to 4 Decoder and 2 × 1 Mux Using RLG for VLSI Applications.