View in EDS

Device Scaling Physics and Channel Velocities in AIGaN/GaN HFETs: Velocities and Effective Gate Length.

Saved in:
Bibliographic Details
Title: Device Scaling Physics and Channel Velocities in AIGaN/GaN HFETs: Velocities and Effective Gate Length.
Authors: Yuh-Renn Wu1, Singh, Madhusudan2, Singh, Jasprit1
Source: IEEE Transactions on Electron Devices. Apr2006, Vol. 53 Issue 4, p588-593. 6p. 1 Diagram, 7 Graphs.
Subjects: Field-effect transistors, Monte Carlo method, Scattering (Physics), Polarization (Nuclear physics), Photon emission, Electric fields
Abstract: This paper addresses scaling issues in AIGaN/GaN heterojunction field-effect transistor's (HFETs) using ensemble Monte Carlo techniques. For gate lengths below 0.25 μm, ƒT values are known not to scale linearly with the inverse gate length. The authors' simulations show this to be due to an increasing difference between the lithographic gate length and the effective gate length as the devices shrink. The results for AIGaN/GaN are compared with In0.52Al0.48-In0.53Ga0.47As-InP devices, and the authors found that the limiting role of velocity overshoot and depletion region spread causes the GaN HFETs to have a peak ƒT of ∼ 220 GHz compared to ∼ 500 GHz for InGaAs devices. [ABSTRACT FROM AUTHOR]
Copyright of IEEE Transactions on Electron Devices is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:This paper addresses scaling issues in AIGaN/GaN heterojunction field-effect transistor's (HFETs) using ensemble Monte Carlo techniques. For gate lengths below 0.25 μm, ƒT values are known not to scale linearly with the inverse gate length. The authors' simulations show this to be due to an increasing difference between the lithographic gate length and the effective gate length as the devices shrink. The results for AIGaN/GaN are compared with In0.52Al0.48-In0.53Ga0.47As-InP devices, and the authors found that the limiting role of velocity overshoot and depletion region spread causes the GaN HFETs to have a peak ƒT of ∼ 220 GHz compared to ∼ 500 GHz for InGaAs devices. [ABSTRACT FROM AUTHOR]
ISSN:00189383
DOI:10.1109/TED.2006.870571