Bibliographic Details
| Title: |
C-element multiplexing for fault-tolerant logic circuits. |
| Authors: |
Winstead, C.1 winstead@engineering.usu.edu |
| Source: |
Electronics Letters (Institution of Engineering & Technology). 9/10/2009, Vol. 45 Issue 19, p969-970. 2p. 1 Diagram, 2 Graphs. |
| Subjects: |
Logic circuits, Multiplexing, Gateways (Computer networks), Telecommunication, Electronic circuits |
| Abstract: |
A novel approach to von Neumann multiplexing is considered, in which NAND gates are replaced by Muller C-elements. The new method is developed as an application of maximum a-posteriori (MAP) estimation, and is shown to be superior to NAND multiplexing in systems where transient upsets are the dominant fault species. [ABSTRACT FROM AUTHOR] |
|
Copyright of Electronics Letters (Institution of Engineering & Technology) is the property of Institution of Engineering & Technology and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
