View in EDS

VHDL implementation of feature-extraction algorithm for the PANDA electromagnetic calorimeter

Saved in:
Bibliographic Details
Title: VHDL implementation of feature-extraction algorithm for the PANDA electromagnetic calorimeter
Authors: Guliyev, E.1, Kavatsyuk, M. m.kavatsyuk@rug.nl, Lemmens, P.J.J.1, Tambave, G.1, Löhner, H.1
Source: Nuclear Instruments & Methods in Physics Research Section A. Feb2012, Vol. 664 Issue 1, p22-28. 7p.
Subjects: Algorithms, Calorimeters, Nuclear physics instruments, Spectrometers, VHDL (Computer hardware description language), Data acquisition systems
Abstract: Abstract: A simple, efficient, and robust feature-extraction algorithm, developed for the digital front-end electronics of the electromagnetic calorimeter of the PANDA spectrometer at FAIR, Darmstadt, is implemented in VHDL for a commercial 16 bit 100MHz sampling ADC. The source-code is available as an open-source project and is adaptable for other projects and sampling ADCs. Best performance with different types of signal sources can be achieved through flexible parameter selection. The on-line data-processing in FPGA enables to construct an almost dead-time free data acquisition system which is successfully evaluated as a first step towards building a complete trigger-less readout chain. Prototype setups are studied to determine the dead-time of the implemented algorithm, the rate of false triggering, timing performance, and event correlations. [Copyright &y& Elsevier]
Copyright of Nuclear Instruments & Methods in Physics Research Section A is the property of Elsevier B.V. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:Abstract: A simple, efficient, and robust feature-extraction algorithm, developed for the digital front-end electronics of the electromagnetic calorimeter of the PANDA spectrometer at FAIR, Darmstadt, is implemented in VHDL for a commercial 16 bit 100MHz sampling ADC. The source-code is available as an open-source project and is adaptable for other projects and sampling ADCs. Best performance with different types of signal sources can be achieved through flexible parameter selection. The on-line data-processing in FPGA enables to construct an almost dead-time free data acquisition system which is successfully evaluated as a first step towards building a complete trigger-less readout chain. Prototype setups are studied to determine the dead-time of the implemented algorithm, the rate of false triggering, timing performance, and event correlations. [Copyright &y& Elsevier]
ISSN:01689002
DOI:10.1016/j.nima.2011.10.016