View in EDS PDF Full Text

Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors.

Saved in:
Bibliographic Details
Title: Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors.
Authors: Saha, P.1, Banerjee, A.2, Dandapat, A.3, Bhattacharyya, P.1 pb•etc•besu@yahoo.com
Source: International Journal on Smart Sensing & Intelligent Systems. Jun2011, Vol. 4 Issue 2, p268-284. 17p. 8 Diagrams, 2 Graphs.
Subjects: Mathematics methodology, Arithmetic, Sūtras (Buddhism), Boolean algebra, Parallel processing
Abstract: Vedic Mathematics is the ancient methodology of Indian mathematics which has a unique technique for arithmetic computations based on 16 Sutras (Formulae). Transistor level implementation (ASIC) of Vedic Mathematics based 32-bit multiplier for high speed low power processor is reported in this paper. Simple Boolean logic is combined with 'Vedic' formulas, which reduces the partial products and sums generated in one step, reduces the carry propagation from LSB to MSB. The implementation methodology ensure substantial reduction of propagation delay in comparison with Wallace Tree (WTM), modified Booth Algorithm (MBA), Baugh Wooley (BWM) and Row Bypassing and Parallel Architecture (RBPA) based implementation which are most commonly used architectures. The functionality of these circuits was checked and performance parameters like propagation delay and dynamic power consumption were calculated by spice spectre using standard 90nm CMOS technology. The propagation delay of the resulting 32×32 multiplier was only ∼1.06 us and consumes ∼132 uW power. The implementation offered significant improvement in terms of delay and power from earlier reported ones. [ABSTRACT FROM AUTHOR]
Copyright of International Journal on Smart Sensing & Intelligent Systems is the property of Paradigm Publishing Services and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 82397541
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Saha%2C+P%2E%22">Saha, P.</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Banerjee%2C+A%2E%22">Banerjee, A.</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AR" term="%22Dandapat%2C+A%2E%22">Dandapat, A.</searchLink><relatesTo>3</relatesTo><br /><searchLink fieldCode="AR" term="%22Bhattacharyya%2C+P%2E%22">Bhattacharyya, P.</searchLink><relatesTo>1</relatesTo><i> pb•etc•besu@yahoo.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22International+Journal+on+Smart+Sensing+%26+Intelligent+Systems%22">International Journal on Smart Sensing & Intelligent Systems</searchLink>. Jun2011, Vol. 4 Issue 2, p268-284. 17p. 8 Diagrams, 2 Graphs.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Mathematics+methodology%22">Mathematics methodology</searchLink><br /><searchLink fieldCode="DE" term="%22Arithmetic%22">Arithmetic</searchLink><br /><searchLink fieldCode="DE" term="%22Sūtras+%28Buddhism%29%22">Sūtras (Buddhism)</searchLink><br /><searchLink fieldCode="DE" term="%22Boolean+algebra%22">Boolean algebra</searchLink><br /><searchLink fieldCode="DE" term="%22Parallel+processing%22">Parallel processing</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Vedic Mathematics is the ancient methodology of Indian mathematics which has a unique technique for arithmetic computations based on 16 Sutras (Formulae). Transistor level implementation (ASIC) of Vedic Mathematics based 32-bit multiplier for high speed low power processor is reported in this paper. Simple Boolean logic is combined with 'Vedic' formulas, which reduces the partial products and sums generated in one step, reduces the carry propagation from LSB to MSB. The implementation methodology ensure substantial reduction of propagation delay in comparison with Wallace Tree (WTM), modified Booth Algorithm (MBA), Baugh Wooley (BWM) and Row Bypassing and Parallel Architecture (RBPA) based implementation which are most commonly used architectures. The functionality of these circuits was checked and performance parameters like propagation delay and dynamic power consumption were calculated by spice spectre using standard 90nm CMOS technology. The propagation delay of the resulting 32×32 multiplier was only ∼1.06 us and consumes ∼132 uW power. The implementation offered significant improvement in terms of delay and power from earlier reported ones. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of International Journal on Smart Sensing & Intelligent Systems is the property of Paradigm Publishing Services and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=82397541
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.21307/ijssis-2017-439
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 17
        StartPage: 268
    Subjects:
      – SubjectFull: Mathematics methodology
        Type: general
      – SubjectFull: Arithmetic
        Type: general
      – SubjectFull: Sūtras (Buddhism)
        Type: general
      – SubjectFull: Boolean algebra
        Type: general
      – SubjectFull: Parallel processing
        Type: general
    Titles:
      – TitleFull: Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Saha, P.
      – PersonEntity:
          Name:
            NameFull: Banerjee, A.
      – PersonEntity:
          Name:
            NameFull: Dandapat, A.
      – PersonEntity:
          Name:
            NameFull: Bhattacharyya, P.
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 06
              Text: Jun2011
              Type: published
              Y: 2011
          Identifiers:
            – Type: issn-print
              Value: 11785608
          Numbering:
            – Type: volume
              Value: 4
            – Type: issue
              Value: 2
          Titles:
            – TitleFull: International Journal on Smart Sensing & Intelligent Systems
              Type: main
ResultId 1