Bibliographic Details
| Title: |
Coping with Parametric Variation at Near-Threshold Voltages. |
| Authors: |
Karpuzcu, Ulya R.1, Kim, Nam Sung2, Torrellas, Josep3 |
| Source: |
IEEE Micro. Jul2013, Vol. 33 Issue 4, p6-14. 9p. |
| Subjects: |
Microprocessor energy consumption, Electric potential, Integrated circuit energy consumption, Computer architecture, Power density |
| Abstract: |
Near-threshold voltage computing (NTC) promises significant improvement in energy efficiency. Unfortunately, when compared to conventional, super-threshold voltage computing (STC), NTC is more sensitive to parametric variation. This results in not only slower and leakier cores, but also substantial speed and power differences between the cores in a many-core chip. NTC's potential cannot be unlocked without addressing the higher impact of variation. To confront variation at the architecture level, the authors introduce a parametric variation model for NTC. They then use the model to show the shortcomings of adapting state-of-the-art STC techniques for variation mitigation to NTC. Finally, they discuss how to tailor variation mitigation to NTC. [ABSTRACT FROM PUBLISHER] |
|
Copyright of IEEE Micro is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
