Bibliographic Details
| Title: |
Design and low speed testing of a four-bit RSFQ multiplier-accumulator. |
| Authors: |
Herr, Q.P.1, Vukovic, N., Mancini, C.A., Gaj, K., Qing Ke, Adler, V., Friedman, E.G., Krasniewski, A., Bocko, M.F., Feldman, M.J. |
| Source: |
IEEE Transactions on Applied Superconductivity. 1997, Vol. 7 Issue 2, p3168-3171. 4p. |
| Subjects: |
Multiplying circuits, Digital filters (Mathematics), Josephson junctions, Systolic array circuits, Hypres Inc. |
| Abstract: |
We have designed and RSFQ multiplier-accumulator, the central component of our decimation digital filter. The circuit consists of 38 synchronous RSFQ cells of six types arranged into a rectangular systolic array fed by one parallel input and one serial input. Timing is based on counter-flow clock distribution scheme with simulated maximum clock frequency of 11 GHz. The circuit, fabricated at Hypres, Inc., contains 1100 Josephson junctions, has power consumption less than 0.2 mW, and area less than 2.5 mm/sup 2/. The multiplier-accumulator has been tested at low frequency demonstrating full functionality and stable operation over a 24 hour testing period. This four-bit multiplier accumulator is one of the largest reported RSFQ circuits verified experimentally to date. [ABSTRACT FROM PUBLISHER] |
|
Copyright of IEEE Transactions on Applied Superconductivity is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
