View in EDS

Reliability-Based Design Guidance of Three-Dimensional Integrated Circuits Packaging Using Thermal Compression Bonding and Dummy Cu/Ni/SnAg Microbumps.

Saved in:
Bibliographic Details
Title: Reliability-Based Design Guidance of Three-Dimensional Integrated Circuits Packaging Using Thermal Compression Bonding and Dummy Cu/Ni/SnAg Microbumps.
Authors: Chang-Chun Lee1, Po Ting Lin1 potinglin@cycu.edu.tw
Source: Journal of Electronic Packaging. Sep2014, Vol. 136 Issue 3, p1-9. 9p.
Subjects: Microelectronics industry, Integrated circuits, Finite element method, Integrated circuit interconnections, Electronic packaging
Abstract: In the latest microelectronics industry, the emerging three-dimensional (3D) chip stacking technique using through silicon via (TSV) enables higher integration density that allows greater numbers of interconnections in order to fulfill the urgent requirements of dimensional downscaling and electrical speed enhancement. A high-density pitch of microbumps associated with the wafer-level underfill (WLUF) under a thermal compressions process are utilized to prevent the thermomechanical failures of the microbumps due to variations of thermal expansions of different materials in the 3D package. The use of dummy microbumps has been proposed to find the acceptable thin-layer uniformity and the reliable mechanical performances of the entire packaging structure. The warpage and strain behavior of packaging structure has been simulated by finite element analysis (FEA) and compared with experimental results. The responses were parametrically modeled using Kriging model with respect to compressive force, the thickness of the top chip, and the location of the dummy microbumps. The deterministic design guidance for warpage and strain has been obtained from the Kriging model. Furthermore, the reliability of the design under uncertainty has been investigated. A reliability-based design guidance (RBDG) has been proposed to provide a safety boundary in terms of the allowable reliability index. The proposed method can be utilized as the reliability standard for high-throughput production of 3D integrated circuits (ICs) packaging. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Electronic Packaging is the property of American Society of Mechanical Engineers and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:In the latest microelectronics industry, the emerging three-dimensional (3D) chip stacking technique using through silicon via (TSV) enables higher integration density that allows greater numbers of interconnections in order to fulfill the urgent requirements of dimensional downscaling and electrical speed enhancement. A high-density pitch of microbumps associated with the wafer-level underfill (WLUF) under a thermal compressions process are utilized to prevent the thermomechanical failures of the microbumps due to variations of thermal expansions of different materials in the 3D package. The use of dummy microbumps has been proposed to find the acceptable thin-layer uniformity and the reliable mechanical performances of the entire packaging structure. The warpage and strain behavior of packaging structure has been simulated by finite element analysis (FEA) and compared with experimental results. The responses were parametrically modeled using Kriging model with respect to compressive force, the thickness of the top chip, and the location of the dummy microbumps. The deterministic design guidance for warpage and strain has been obtained from the Kriging model. Furthermore, the reliability of the design under uncertainty has been investigated. A reliability-based design guidance (RBDG) has been proposed to provide a safety boundary in terms of the allowable reliability index. The proposed method can be utilized as the reliability standard for high-throughput production of 3D integrated circuits (ICs) packaging. [ABSTRACT FROM AUTHOR]
ISSN:10437398
DOI:10.1115/1.4026854