Hybrid Wafer Defect Detection and Segmentation Using Verilog-Based Image Preprocessing and Deep Learning Architectures.
Saved in:
| Title: | Hybrid Wafer Defect Detection and Segmentation Using Verilog-Based Image Preprocessing and Deep Learning Architectures. |
|---|---|
| Authors: | Naik, Bukke Chandrababu1 (AUTHOR) chandrababu@nitt.edu, Sevagan, S.1 (AUTHOR) 108121028@nitt.edu, Kamalakannan, Bharath1 (AUTHOR) 108121028@nitt.edu, Derllinraj, N.1 (AUTHOR) 108121034@nitt.edu, Gopi, Varun P.1 (AUTHOR) varun@nitt.edu |
| Source: | Arabian Journal for Science & Engineering (Springer Science & Business Media B.V. ). Apr2026, Vol. 51 Issue 8, p10989-11004. 16p. |
| Subject Terms: | *Semiconductor defects, *Computer hardware description languages, *Field programmable gate arrays, *Image enhancement (Imaging systems), *Deep learning |
| Abstract: | Wafer maps contain essential defect patterns that play a crucial role in identifying failures within the semiconductor manufacturing process. Traditional inspection techniques, including manual analysis or conventional machine learning approaches with handcrafted features, often yield suboptimal accuracy and are not scalable. To address these limitations, this article presents a hybrid methodology that integrates hardware acceleration with advanced deep learning-based models for the automated identification of wafer defects. Verilog-based image preprocessing routines were developed and verified for hardware suitability; however, FPGA deployment and evaluation remain as future work. The preprocessed data is utilized for both detection and segmentation tasks using a variety of deep learning architectures. Detection is performed using ResNet integrated with convolutional block attention modules (CBAM). For segmentation, a model based on the Dense, Residual, Attention, and Multiscale Feature Network (DRAM) is employed. All implementations are carried out using Python. These models are rigorously evaluated using multiple performance metrics to determine the most effective framework for robust defect detection. The experimental findings on a real wafer dataset validate that the proposed methodology achieves a detection accuracy of 99.69% and a segmentation accuracy of 99.04%, significantly outperforming existing approaches in both speed and reliability. [ABSTRACT FROM AUTHOR] |
| Database: | Energy & Power Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: enr DbLabel: Energy & Power Source An: 193807340 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Hybrid Wafer Defect Detection and Segmentation Using Verilog-Based Image Preprocessing and Deep Learning Architectures. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Naik%2C+Bukke+Chandrababu%22">Naik, Bukke Chandrababu</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> chandrababu@nitt.edu</i><br /><searchLink fieldCode="AR" term="%22Sevagan%2C+S%2E%22">Sevagan, S.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> 108121028@nitt.edu</i><br /><searchLink fieldCode="AR" term="%22Kamalakannan%2C+Bharath%22">Kamalakannan, Bharath</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> 108121028@nitt.edu</i><br /><searchLink fieldCode="AR" term="%22Derllinraj%2C+N%2E%22">Derllinraj, N.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> 108121034@nitt.edu</i><br /><searchLink fieldCode="AR" term="%22Gopi%2C+Varun+P%2E%22">Gopi, Varun P.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> varun@nitt.edu</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Arabian+Journal+for+Science+%26+Engineering+%28Springer+Science+%26+Business+Media+B%2EV%2E+%29%22">Arabian Journal for Science & Engineering (Springer Science & Business Media B.V. )</searchLink>. Apr2026, Vol. 51 Issue 8, p10989-11004. 16p. – Name: Subject Label: Subject Terms Group: Su Data: *<searchLink fieldCode="DE" term="%22Semiconductor+defects%22">Semiconductor defects</searchLink><br />*<searchLink fieldCode="DE" term="%22Computer+hardware+description+languages%22">Computer hardware description languages</searchLink><br />*<searchLink fieldCode="DE" term="%22Field+programmable+gate+arrays%22">Field programmable gate arrays</searchLink><br />*<searchLink fieldCode="DE" term="%22Image+enhancement+%28Imaging+systems%29%22">Image enhancement (Imaging systems)</searchLink><br />*<searchLink fieldCode="DE" term="%22Deep+learning%22">Deep learning</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Wafer maps contain essential defect patterns that play a crucial role in identifying failures within the semiconductor manufacturing process. Traditional inspection techniques, including manual analysis or conventional machine learning approaches with handcrafted features, often yield suboptimal accuracy and are not scalable. To address these limitations, this article presents a hybrid methodology that integrates hardware acceleration with advanced deep learning-based models for the automated identification of wafer defects. Verilog-based image preprocessing routines were developed and verified for hardware suitability; however, FPGA deployment and evaluation remain as future work. The preprocessed data is utilized for both detection and segmentation tasks using a variety of deep learning architectures. Detection is performed using ResNet integrated with convolutional block attention modules (CBAM). For segmentation, a model based on the Dense, Residual, Attention, and Multiscale Feature Network (DRAM) is employed. All implementations are carried out using Python. These models are rigorously evaluated using multiple performance metrics to determine the most effective framework for robust defect detection. The experimental findings on a real wafer dataset validate that the proposed methodology achieves a detection accuracy of 99.69% and a segmentation accuracy of 99.04%, significantly outperforming existing approaches in both speed and reliability. [ABSTRACT FROM AUTHOR] |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=enr&AN=193807340 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1007/s13369-025-10870-y Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 16 StartPage: 10989 Subjects: – SubjectFull: Semiconductor defects Type: general – SubjectFull: Computer hardware description languages Type: general – SubjectFull: Field programmable gate arrays Type: general – SubjectFull: Image enhancement (Imaging systems) Type: general – SubjectFull: Deep learning Type: general Titles: – TitleFull: Hybrid Wafer Defect Detection and Segmentation Using Verilog-Based Image Preprocessing and Deep Learning Architectures. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Naik, Bukke Chandrababu – PersonEntity: Name: NameFull: Sevagan, S. – PersonEntity: Name: NameFull: Kamalakannan, Bharath – PersonEntity: Name: NameFull: Derllinraj, N. – PersonEntity: Name: NameFull: Gopi, Varun P. IsPartOfRelationships: – BibEntity: Dates: – D: 15 M: 04 Text: Apr2026 Type: published Y: 2026 Identifiers: – Type: issn-print Value: 2193567X Numbering: – Type: volume Value: 51 – Type: issue Value: 8 Titles: – TitleFull: Arabian Journal for Science & Engineering (Springer Science & Business Media B.V. ) Type: main |
| ResultId | 1 |
